

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (USPTO)

Serial Number	10/801,503
Confirmation Number	1822
Filing Date	March 15, 2004
Title of Application	Fractional-Type Phase-Locked Loop Circuit With Compensation of Phase Errors
First Named Inventor	Guido G. Albasini
Assignee	STMicroelectronics S.r.l. (large entity)
Group Art Unit	2611
Examiner	Khann C. Tran
Attorney Docket Number	2110-111-03
Nature of the Office Communication to which this is responding	Non-Final Office Action
Date of the Office Communication	September 15, 2008
Nature of this Document	Response to Non-Final Office Action

CERTIFICATE OF MAILING OR TRANSMISSION

I hereby certify that this correspondence is being transmitted via the Office electronic filing system, EFS-Web, addressed to: MS Amendment, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on this 11th day of December 2008.

/Paola Kuvac/
Signature